FPGAs are an arrangement of gates that can be reprogrammed or reconfigured. In FPGA, Logic functions are usually implemented by Logic Blocks, Programmable Routing, and Input-output Blocks. FPGAs are more adaptable than ASICs but they are relatively larger in size, slower and consume more power because of routing which uses almost 90% of the overall area in FPGA. Our work explains detailed analysis of the existing techniques addressing different issues such as; routing, mapping, cluster, optimization, and energy efficiency related to FPGA power, speed delay and area density. By analyzing different FPGAs architecture techniques, we revealed that low power consumption and fast speed can be achieved by designing FPGA with large cluster size, however efficient area can be achieved by designing FPGA with small cluster size. Lookup table with four input gives most effective tradeoff between Power, speed and Area. This paper also suggests the latest area for optimizing the power, speed delay and area density for different FPGA architecture.
1. M. M. Iqbal and H. Parvez ”Optimizing Routing Network of Shared Hardware Design for Multiple Application Circuits,” in Proc. of the First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT), 2017,pp. 1 – 4. 2. V. Betz and J. Rose, “Cluster-Based Logic Blocks for FPGAs: Area Efficiency vs. Input Sharing and Size,” In Proc. of the CICC, 1997, pp. 551-554. 3. S. Akthar. “All about FPGA,” Internet: https://allaboutfpga.com/fpga-architecture/, April 16, 2014 [24 Jan 2019]. 4. I. Kuon and J. Rose, Quantifying and exploring the gap between FPGA and ASICs. Springer Science and Business Media,2010. 5. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. New York, NY, USA: Kluwer, 1999. 6. U. Farooq et al., Tree-Based Heterogeneous FPGA Architectures, Springer Science and Business Media, New York 2012. 7. B. Zeidman, “All about FPGAs”. Internet: https://www.eetimes.com/document. asp?doc_id=1274496 , March 22, 2006 [10.10.18] 8. V. Betz and J. Rose, “How much logic should go in an FPGA logic block”, IEEE 17 Design & Test of Computers, Vol. 15, no. 1, pp. 1015,1998. 9. E. Ahmed and J. Rose, “The effect of LUT and cluster size on deep-submicron FPGA performance and density”, in Proc. of the ACM/SIGDA 8th International Symposium on FPGAs, 2000. 10.A. DeHon, “Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you do not really want 100% LUT utilization)”, in Proc. of the ACM/ SIGDA 7th International Symposium on FPGAs, Monterey, CA, USA, 1999. 11.Parvez, H., Marrakchi, Z., and Mehrez, H. “ASIF: Application specific inflexible FPGA”. In Proc. of the International Conference on Field Programmable Technology (ICFPT09), 2009. 12. M.M. Iqbal and H. Parvez. “Multi-Circuit”: Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits.” Journal of Circuits, Systems, and Computers. Vol. 25, No. 9, 2016. 13. Y. Okamoto et al. “COGRE: a configuration memory reduced reconfigurable logic cell architecture for area minimization,” In Proc. of the International Conference on Field Programmable Logic and Applications, 2010, pp. 304309, 2010. 14.B. K. I. Ahmadpour and H. Asadi, “An efficient reconfigurable architecture by characterizing most frequent logic functions”, in Proc. of the 25th International Conference on Field Programmable Logic and Applications (FPL), 2015, pp. 1 - 6. 15.A. Asghar, M. M. Iqbal, W. Ahmed et al., “Exploring shared SRAM tables among NPN equivalent large LUTs in SRAM based FPGAs”, in Proc. of the International Conference on Field Programmable Technology (ICFPT), 2016, pp. 229232 . 16. Lattice Semiconductor, ”Power considerations in FPGA design”, Internet: http:// www.latticesemi.com/-/media/LatticeSemi/Documents/WhitePapers/NZ/ PowerConsiderationsinFPGADesignLatticeECP3.ashx?document_id=32410, February 2009. 17. S. Chtourou et al., “Power dissipation analysis for island-style FPGA architecture”, in Proc. of the 5th International Conference on Information and Communication Systems (ICICS), 2014,pp. 1 – 4 18.D. Eckerbert and P. Larsson-Edefors, “Interconnect-Driven Short-Circuit,Power Modeling, in Proc. of the Euromicro Symposium on Digital Systems Design, 2001, pp. 412-421. 19.Q. Wang and S.B.K. Vrudhula, “On Short Circuit Power Estimation of CMOS Inverters”, in Proc. of the IEEE International Conference on Computer Design (ICCD), 1998, pp. 70-75. Deerwalk Journal of Computer Science and Information Technology, Vol., pp. 23-32, March 2019 18 20.L. Shang, A. S. Kaviani, and K. Bathala,” Dynamic power consumption in Virtex-II FPGA family”. in Proc. of the ACM/SIGDA Tenth International Symposium on Field- programmable Gate Arrays, 2002, pp. 157–164,. 21. Sonda CHTOUROU, Zied MARRAKCHI, Emna AMOURI,Vinod PANGRACIOUS, Mohamed ABID, Habib MEHREZ and Habib MEHREZ “Performance analysis and optimization of cluster-based mesh FPGA architectures: design methodology and CAD tool support”, Turkish Journal of Electrical Engineering & Computer Sciences, 2017 Vol 25: 2044-2054. 22. I. Kuon and J. Rose, “Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, Vol. 19, Issue: 1, pp. 71 – 84. 23. Z. Ebrahimi, B. Khaleghi, and H. Asadi, “PEAF: A power-efficient architecture for SRAM-based FPGAs using reconfigurable hard logic design in dark silicon era,” IEEE Trans. Comput., Vol. 66, no. 6, 2017, pp. 982–995. 24.X.Tang, G.i De Micheli and P. Gaillardon “Optimization Opportunities in RRAM-based FPGA Architectures”, in Proc. of the IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS), 2017. 25.B. Khaleghi and H. Asadi “A Resistive RAM-Based FPGA Architecture Equipped With Efficient Programming Circuitry”, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol.: 65, Issue: 7, 2018, pp. 2196 – 2209. 26. W. Feng, J.Greene and A. Mishchenko,” Improving FPGA Performance with a S44 LUT Structure” in Proc, of the 2018 ACM/SIGDA International Symposium on Field- Programmable Gate Arrays, 2018, pp. 61-66. 27. S. Huda and J.H. Anderson, “Leveraging Unused Resources for Energy Optimization of FPGA Interconnect”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems Year: 2017, Vol. 25, Issue 8, pp. 2307 – 2320 28.R. Alhalabi et al. “ High speed and high-area efficiency non-volatile look-up table design based on magnetic tunnel junction”, in Proc. of the 17th Non-Volatile Memory Technology Symposium (NVMTS), 2017,pp. 1 – 4. 29. T. Luo et al. “A Hybrid Logic Block Architecture in FPGA for Holistic Efficiency”, IEEE Transactions on Circuits and Systems II: Express Briefs, Vol. 64, Issue 1, 2017, pp. 71 – 75. 30.P. Gaillardon et al., “A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells”, IEEE Transactions on Very Large Scale Integration 19 (VLSI) Systems, Vol. 23, Issue 10, 2015, pp. 2187 – 2197. 31. I. Ahmadpour, B. Khaleghi, and H. Asadi, “An Efficient Reconfigurable Architecture by Characterizing Most Frequent Logic Functions”, in Proc. of the 25th International Conference on Field Programmable Logic and Applications (FPL), 2015, pp. 1 – 6. 32.Q. Zhao et al. “A logic cell architecture exploiting the Shannon expansion for the reduction of configuration memory”, in Proc. of the 24th International Conference on Field Programmable Logic and Applications (FPL), 2014, pp 1 - 6.